A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction
نویسندگان
چکیده
A reduced clock-swing flip-flop (RCSFF) is proposed, which is composed of a reduced swing clock driver and a special flip-flop which embodies the leak current cutoff mechanism. The RCSFF can reduce the clock system power of a VLSI down to one-third compared to the conventional flip-flop. This power improvement is achieved through the reduced clock swing down to 1 V. The area and the delay of the RCSFF can also be reduced by a factor of about 20% compared to the conventional flipflop. The RCSFF can also reduce the RC delay of a long RC interconnect to one-half.
منابع مشابه
Low-swing LC Resonant Clock Distribution Networks Using Conditional Capturing Flip-Flop
The clock distribution network in digital integrated circuits distributes the clock signal which acts as a timing reference controlling data flow within the system. Since the clock signal has highest capacitance and operates at high frequencies, the clock distribution network consumes a large amount of total power in synchronous system. So, a new flip-flop is proposed in a low-swing resonant cl...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملDesign and Analysis of Custom Clock Buffers and a D Flip - Flop for Low Swing Clock Distribution Networks
of the Thesis Design and Analysis of Custom Clock Buffers and a D Flip-Flop for Low Swing Clock Distribution Networks by Mallika Rathore Master of Science in Electrical Engineering Stony Brook University 2014 With higher integration, power has become a primary concern for IC design. Clock signal has the highest switching activity and can be responsible for up to 40% of the overall power dissipa...
متن کاملA new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...
متن کاملReduced Power Flip Flop Design for Clock Distribution Networks
In this paper a technique is proposed to reduce the power consumption in clock distribution networks. Power has become a major issue in most VLSI designs. Power distribution in VLSI differs from product to product. However it is interesting to note that clock system and logic part itself consume most of total chip power. In practise a large portion of clock distribution network (CDN)s and flip ...
متن کامل